3rd GPP Spreading and modulation (FDD)
Spreading is applied to the physical channels, where is consists of two operations. The first is the channelisation operation, transforming every data symbol into a number of chips, increasing the bandwidth of the signal. The number of chips per data symbol is called the Spreading Factor (SF). The second operation is the scrambling operation, where a scrambling code is applied to the spread signal.
The channelisation process is when data symbol on so-called I- and Q-branches are independently multiplied with an OVSF (Orthogonal Variable Spreading Factor) code. With the scrambling operation, the resultant signals on the I- and Q-branches are further multiplied by complex-valued scrambling code, where I and Q denote real and imaginary parts, respectively.
Uplink Dedicated Physical Channels (uplink DPDCH/DPCCH)
The binary DPCCH and DPDCHs to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, the binary value "1" is mapped to the real value -1. One DPCCH and up to six parallel DPDCHs can be transmitted simultaneously.
After the process of channelisation, the real-valued spread signals are weighted by gain factors. After weighting, the stream of real-valued chips on the I- and Q-branches are then summed and treated as a complex-valued stream of chips. The complex-valued signal is scrambled by the complex-valued scrambling code whereby QPSK modulation is then performed.
Physical Random Access Channel (PRACH)
After pulse-shaping is transmitted using QPSK, the PRACH preamble part consist of a complex-valued code. The spreading and modulation of the PRACH (message part) is the same as for the uplink dedicated physical channels. The binary control and data parts to be spread are represented by real-valued sequences; the control part is spread to the chip rate by the channelisation code while the data part is spread to the chip rate by the channlisation code. The real-valued spread signals are then weighted by gain factors after channelisation. After weighting, the stream of real-valued chips on the I- and Q-branches are then summed and treated as a complex-valued stream of chips. The complex-valued signal is scrambled by the complex-valued scrambling code whereby QPSK modulation is then performed.
Code generation and allocation
|
Channelisation codes
The channelisation codes used are Orthogonal Variable Spreading Factor (OVSF) codes that preserve the orthogonality between a user's different physical channels.
Scrambling codes
There are 224 uplink scrambling codes. All uplink channels shall use either short or long scrambling codes, except for the PRACH, where the long scrambling code is used. Both short and long scrambling codes are represented with complex-value.
Long scrambling code
The long scrambling codes are formed where two codes, c1 and c2 are constructed as the position wise modulo 2 sum of 38400 chip segments of two binary m-sequences generated by means of two generator polynomials of degree 25. Two sequences; one using the primitive (over GF(2)) polynomial; X25+ X3+ 1and the other other; polynomial X25+ X3+ X2 +X +1. The resulting sequences thus constitute segments of a set of Gold sequences. The code, c2, used in generating the quadrature component of the complex spreading code is a 16,777,232 chip shifted version of the code, c1, used in generating the in phase component.
The uplink scrambling code word has a period of one radio frame.
Short scrambling code
The short scrambling code is formed using c1 and c2 which are real and imaginary components of a complex sequence from the family of periodically extended S(2) codes.
The generation and allocation of other codes are as follows;
Random access codes - preamble codes
Common packet channel codes - Access preamble; CPCH preamble signatures; Channelisation codes for the CPCH message part; and scrambling code for the CPCH message part.
Modulation
|
The modulation chip rate is 3.84 Mcps. In the uplink, the modulation of both DPCCH and DPDCH is BPSK.
|